Expedited Procedure Examining Group: 2128

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) An apparatus A-logie simulation hardware emulator, comprising:

an emulation system, comprising:

at least one emulation board comprising a plurality of emulation processors, the emulation processors comprising at least one source emulator processor and at least one receiving emulation processor coupled together by a plurality of emulation cables, wherein each emulation cable includes a plurality of signal wires, each signal wire comprising a plurality of regular signal wires and one or more spare signal wires; and a simulation model comprising one or more source emulation processors coupled to one or more receiving emulation processors by an emulation eable having a plurality of signal wires, mapped onto the source emulation processors and the receiving emulation processors, the plurality of signal wires comprising a plurality of regular signal wires and one or more spare signal wires; and

a host workstation comprising a runtime control program for controlling the simulation model, wherein upon detection of a fault on one of the a regular signal wires, the runtime control program reassigns a the signal on the regular signal wire having the fault to one of the one or more spare signal wires; and

an interface cable coupling the emulation system to the host workstation.

2. (Currently amended) The logic simulation hardware emulator apparatus of claim 1, wherein the one or more spare signal wires are defined at simulation model build time.

PATENT – AMENDMENT AFTER FINAL
Response under 37 CFR 1.116
Expedited Procedure
Examining Group: 2128

3. (Currently Amended) The logic simulation hardware emulator apparatus of claim 1,

wherein the one or more spare signal wires are defined by designating one or more of the

plurality of emulation processors and their corresponding regular signal wires as faulty

during simulation model build.

4. (Currently Amended) The logic simulation hardware emulator apparatus of claim 1,

wherein the logic simulation hardware emulator apparatus further comprises a spare

select multiplexer, the inputs of the spare select multiplexer coupled to the outputs of the

one or more source emulation processors, and output of the spare select multiplexer

coupled to the input of the emulation cable, wherein the spare select multiplexer

multiplexes the signal on the regular signal wire having the fault through the one or more

spare signal wires.

5. (Currently Amended) The logic simulation hardware emulator apparatus of claim 4,

wherein a signal select for the spare select multiplexer is provided by a spare select

register.

6. (Currently Amended) The logic simulation hardware emulator apparatus of claim 5,

wherein the spare select register is updated by the runtime control program during the

simulation run.

7. (Currently Amended) The logic simulation hardware emulator apparatus of claim 1,

wherein the simulation hardware emulator further comprises:

one or more source type multiplexers coupled to an output of the emulation cable,

wherein each of the source type multiplexers has a select signal; and

Response under 37 CFR 1.116

Expedited Procedure

Examining Group: 2128

a plurality of processor selector multiplexers coupled to the outputs of the one or more

source type multiplexers, wherein the output of each processor selector multiplexer is

coupled to an input of one or more receiving emulation processors, and wherein each of

the processor selector multiplexers has a select signal.

8. (Currently Amended) The logic simulation hardware emulator apparatus of claim 7,

wherein the select signals for the source type multiplexer and the processor selector

multiplexer are provided by the runtime control program.

Response under 37 CFR 1.116

Expedited Procedure

Examining Group: 2128

9. (Currently Amended) A method for the automatic reconfiguration of faulty signal wires

in an emulation system in a logic simulation hardware emulator, the logic simulation

hardware emulator the emulation system having one or more source emulation processors

coupled to one or more receiving emulation processors by a set of emulation cables, each

emulation cable having a plurality of signal wires; the plurality of signal wires comprising

a plurality of regular signal wires and one or more predefined spare signal wires, the

method comprising the steps of:

detecting a fault on one or more of the signal wires within the emulation system

via a runtime control program residing on a host workstation externally coupled to

the emulation system; and

reconfiguring the emulation system via the runtime control program, wherein any

of the signal wires having a fault are reassigned to one or more predefined spare

signal wires

identifying a set of faulty signal wires within the plurality of regular signal wires,

if any faulty signal wires exist; and

reassigning signals from the set of faulty signal wires to the one or more spare

signal-wires within the set of emulation cables.

10. (Original) The method of claim 9, wherein the method further includes the step of:

performing a connectivity diagnostic on the set of emulation cables within the

hardware emulator.

Response under 37 CFR 1.116

Expedited Procedure Examining Group: 2128

11. (Original) The method of claim 9, wherein the method further includes the step of:

predefining one or more spare signal wires within the emulation cables at simulation model build time.

12. (Original) The method of claim 9, wherein the step of reassigning signals from the set of faulty signal wires to one or more spare signal wires within the set of emulation cables includes the steps of:

determining if a spare signal wire is available, if one or more faulty signal wires exist;

setting a source module spare register to a value corresponding to the source emulation processor having the faulty wire; and

changing any receiving emulation processor steps sourced by the faulty wire to the spare wire.

(Previously Amended) A computer-readable program stored on a tangible computer-readable medium, the computer readable program providing the automatic reconfiguration of faulty signal wires in an emulation system in a logic simulation hardware emulator, the logic simulation hardware emulator the emulation system having one or more source emulation processors coupled to a one or more receiving emulation processors by a set of emulation cables, each emulation cable having a plurality of signal wires; the plurality of signal wires comprising a plurality of regular signal wires and one or more predefined spare signal wires, the computer readable program being configured to perform the steps of:

Response under 37 CFR 1.116

Expedited Procedure

Examining Group: 2128

detecting a fault on one or more of the signal wires within the emulation system

via a runtime control program residing on a host workstation externally coupled to
the emulation system; and

reconfiguring the emulation system via the runtime control program, wherein any of the signal wires having a fault are reassigned to one or more predefined spare signal wires

identifying a set of faulty signal wires within the plurality of regular signal wires, if any faulty signals wires exist; and

reassigning signals from the set of faulty signal wires to the one or more spare signal wires within the set of emulation cables.

14. (Original) The computer-readable program of claim 13, wherein the computer-readable program further includes the step of:

performing a connectivity diagnostic on the set of emulation cables within the hardware emulator.

15. (Original) The computer-readable program of claim 13, wherein the method further includes the step of:

predefining one or more spare signal wires within the emulation cables at simulation model build time.

Response under 37 CFR 1.116

Expedited Procedure

Examining Group: 2128

16. (Original) The computer-readable program of claim 13, wherein the step of reassigning

signals from the set of faulty signal wires to one or more spare signal wires within the set

of emulation cables includes the steps of:

determining if a spare signal wire is available, if one or more faulty signal wires exist;

setting a source module spare register to a value corresponding to the source emulation

processor having the faulty wire; and

changing any receiving emulation processor steps sourced by the faulty wire to the spare

wire.